Class: Rouge::Lexers::Verilog

Inherits:
RegexLexer show all
Defined in:
lib/rouge/lexers/verilog.rb

Constant Summary

Constants inherited from RegexLexer

RegexLexer::MAX_NULL_SCANS

Constants included from Token::Tokens

Token::Tokens::Num, Token::Tokens::Str

Instance Attribute Summary

Attributes inherited from Rouge::Lexer

#options

Class Method Summary collapse

Methods inherited from RegexLexer

append, #delegate, #goto, #group, #groups, #in_state?, #pop!, prepend, #push, #recurse, replace_state, #reset!, #reset_stack, #stack, start, start_procs, state, #state, #state?, state_definitions, states, #step, #stream_tokens, #token

Methods inherited from Rouge::Lexer

aliases, all, #as_bool, #as_lexer, #as_list, #as_string, #as_token, #bool_option, continue_lex, #continue_lex, debug_enabled?, demo, demo_file, desc, detect?, detectable?, disable_debug!, enable_debug!, filenames, find, find_fancy, guess, guess_by_filename, guess_by_mimetype, guess_by_source, guesses, #hash_option, #initialize, lex, #lex, #lexer_option, #list_option, lookup_fancy, mimetypes, option, option_docs, #reset!, #stream_tokens, #string_option, tag, #tag, title, #token_option, #with

Methods included from Token::Tokens

token

Constructor Details

This class inherits a constructor from Rouge::Lexer

Class Method Details

.keywords ⇒ Object 



15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
 
# File 'lib/rouge/lexers/verilog.rb', line 15

def self.keywords
  @keywords ||= Set.new %w(
    alias always always_comb always_ff always_latch assert assert_strobe
    assign assume automatic attribute before begin bind bins binsof break
    case casex casez clocking config constraint context continue cover
    covergroup coverpoint cross deassign defparam default design dist do
    else end endattribute endcase endclass endclocking endconfig
    endfunction endgenerate endgroup endinterface endmodule endpackage
    endprimitive endprogram endproperty endspecify endsequence endtable
    endtask expect export extends extern final first_match for force
    foreach fork forkjoin forever function generate genvar if iff ifnone
    ignore_bins illegal_bins import incdir include initial inside instance
    interface intersect join join_any join_none liblist library local
    localparam  matches module modport new noshowcancelled null package
    parameter primitive priority program property protected
    pulsestyle_onevent  pulsestyle_ondetect pure rand randc randcase
    randsequence release return sequence showcancelled solve specify super
    table task this throughout timeprecision timeunit type typedef unique
    use wait wait_order while wildcard with within
  )
end

.keywords_system_task ⇒ Object 



52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
 
# File 'lib/rouge/lexers/verilog.rb', line 52

def self.keywords_system_task
  @keyword_system_task ||= Set.new %w(
    acos acosh asin asinh assertfailoff assertfailon  assertkill
    assertnonvacuouson assertoff asserton assertpassoff assertpasson
    assertvacuousoff atan atan2 atanh bits bitstoreal  bitstoshortreal
    cast ceil changed changed_gclk changing_gclk clog2 cos cosh countones
    coverage_control coverage_get coverage_get_max coverage_merge
    coverage_save dimensions display displayb displayh displayo
    dist_chi_square dist_erlang dist_exponential dist_normal dist_poisson
    dist_t dist_uniform dumpall dumpfile dumpflush dumplimit dumpoff
    dumpon dumpports dumpportsall dumpportsflush dumpportslimit
    dumpportsoff dumpportson dumpvars error exit exp falling_gclk fclose
    fdisplay fdisplayb fdisplayh fdisplayo fell fell_gclk feof ferror
    fflush fgetc fgets finish floor fmonitor fmonitorb fmonitorh fmonitoro
    fopen fread fscanf fseek fstrobe fstrobeb fstrobeh fstrobeo ftell
    future_gclk fwrite fwriteb fwriteh fwriteo get_coverage high hypot
    increment info isunbounded isunknown itor left ln load_coverage_db
    log10 low monitor monitorb monitorh monitoro monitoroff monitoron
    onehot onehot0 past past_gclk pow printtimescale q_add q_exam q_full
    q_initialize q_remove random readmemb readmemh realtime realtobits
    rewind right rising_gclk rose rose_gclk rtoi sampled
    set_coverage_db_name sformat sformatf shortrealtobits signed sin sinh
    size sqrt sscanf stable stable_gclk steady_gclk stime stop strobe
    strobeb strobeh strobeo swrite swriteb swriteh swriteo system tan tanh
    time timeformat typename ungetc unpacked_dimensions unsigned warning
    write writeb writeh writememb writememh writeo
  )
end

.keywords_type ⇒ Object 



37
38
39
40
41
42
43
44
45
46
47
48
49
50
 
# File 'lib/rouge/lexers/verilog.rb', line 37

def self.keywords_type
  @keywords_type ||= Set.new %w(
    and bit buf bufif0 bufif1 byte cell chandle class cmos const disable
    edge enum event highz0 highz1 initial inout input int integer join
    logic longint macromodule medium nand negedge nmos nor not
    notif0 notif1 or output packed parameter pmos posedge pull0 pull1
    pulldown pullup rcmos real realtime ref reg repeat rnmos rpmos rtran
    rtranif0 rtranif1 scalared shortint shortreal signed  specparam
    static string strength strong0 strong1 struct supply0 supply1 tagged
    time tran tranif0 tranif1 tri tri0 tri1 triand trior trireg union
    unsigned uwire var vectored virtual void wait wand weak[01] wire wor
    xnor xor
  )
end